Search This Blog

Saturday, May 15, 2021

What Does DEF file contains

  • Contains Die/core area
  • Placed Macro information
  • Blockage information
  • Placed I/O Pin/pad information
  • std cell placement area
at

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)

What is the sanity checks you have done for STA?

 Sanity checks for STA: Linking Checks: We need to check., is there any missing modules or missing pins in a library. this is done by link c...

  • What is the sanity checks you have done for STA?
     Sanity checks for STA: Linking Checks: We need to check., is there any missing modules or missing pins in a library. this is done by link c...
  • Congestion and It's reduction Techniques
    Congestion Congestion : If the number of routing tracks available for for routing in one particular area is less than the required ro...
  • Voltus
      VOLTUS Inputs for VOLTUS (power analysis): Technology lefs Tech lef Macro lef Decap lef Buf lef  Libraries Verilog netlist DEF (data excha...