- Power nets opens
- Power nets shorts
- No of stripes
- Set to set distance
- Ring width
- Which metal layers are used for power route (For ring and stripes)
- Power hook up was done are not
- Early rail analysis
- Electro migration and IR drop analysis only for power nets
Search This Blog
Subscribe to:
Post Comments (Atom)
What is the sanity checks you have done for STA?
Sanity checks for STA: Linking Checks: We need to check., is there any missing modules or missing pins in a library. this is done by link c...
-
Sanity checks for STA: Linking Checks: We need to check., is there any missing modules or missing pins in a library. this is done by link c...
-
Floor plan Reports checkFPlan -reportUtil checkPlace Check_timing -verbose CheckNetlist CheckUnique Report_qor Report_timing checkPinAssig...
-
VOLTUS Inputs for VOLTUS (power analysis): Technology lefs Tech lef Macro lef Decap lef Buf lef Libraries Verilog netlist DEF (data excha...
No comments:
Post a Comment