Virtual clock

 Virtual clock 

• Virtual clock is a clock it is doesn't associated with any clock pin or Port of the design
• it will be used to validate the input to output timing paths
• It is reference to static timing analysis to validate the reg2out ,in2out paths or in2reg paths