Search This Blog

Saturday, May 15, 2021

How electromigration will impact on the Timing

 Electromigration: 

  • For fixes of the Electro migration violations ,will increase the width of the metal layers 
  • If will increase the metal width of that net ,the net resistance capacitance will decrease it leads to fastened the data
  • Due to that that, the delay of the metal layer will decrease 
  • Due to lesser values of the R and C the transition of that metal layer may increase it leads to hold time violations
  • This timing violations are based on the life time of the chip

No comments:

Post a Comment

What is the sanity checks you have done for STA?

 Sanity checks for STA: Linking Checks: We need to check., is there any missing modules or missing pins in a library. this is done by link c...