Search This Blog

Saturday, November 30, 2019

Flist

/root/users/username/design/synthesis/rtl/verilog/submodulename.v
/root/users/username/design/synthesis/rtl/verilog/sub_modulename.v
/root/users/username/design/synthesis/rtl/verilog/design_name_Top.v
at

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)

What is the sanity checks you have done for STA?

 Sanity checks for STA: Linking Checks: We need to check., is there any missing modules or missing pins in a library. this is done by link c...

  • What is the sanity checks you have done for STA?
     Sanity checks for STA: Linking Checks: We need to check., is there any missing modules or missing pins in a library. this is done by link c...
  • Lists in TCL scripting
     LISTS keywords and It's Usage  lindex lindex is a keyword and it will print the index value of the list. Example:    set  NameList  &qu...
  • Synthesis
    Synthesis Tools used: Genus/RC compailer What is Synthesis Synthesis is a process of converting RTL code to Gate_level_netlist is called ...