Search This Blog

Saturday, February 1, 2020

SETUP FIXING TECHNIQUES

Setup timing violations fixing techniques:
  • Upsize the cell
  • Swapping the cell foot print from HVT to LVT
  • Add Buffer Based on the net length if the net length is more than the buffer delay we can add the buffer otherwise it will increase the violation timing
  • Specify Net weight : Means We are giving the priority of the net to route the top metal metal layers.
  • Specify net guide
  • Creating the bound
  • Upsize the launch flop
  • Usefull Skew
  • Based on top level decreasing the frequency
  • Pipe Lining process


Note:
Bound ,Net weight and Net guide should give before Placement stage
Remaining techniques will applicable after the routing {ECO stage}

No comments:

Post a Comment

What is the sanity checks you have done for STA?

 Sanity checks for STA: Linking Checks: We need to check., is there any missing modules or missing pins in a library. this is done by link c...